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Abstract—A Fin Field Effect Transistor (F1nFET) is one
of several novel devices that may be used in the future to
minimize short channel effects. The F1nFET is fabricated
on silicon on insulator (SOt) substrate and uses basic
integrated circuit processing techniques to obtain a double
gate structure. The double gate structure helps to improve
subthreshold characteristics and provides low leakage
current. The objective of this project was to improve the
F1nFET device built at fliT. Functioning FinFETs were
designed and fabricated previously at RIT. The new
design and process changes will help in the understanding
of issues found in previous test results. The design includes
FInFET structures, fin resistors to determine series
resistance, and contact structures. The process flow was
based on the flow used previously at RIT. One processing
change is the use of rapid thermal anneal (RTA) as
opposed to furnace anneals. The fabrication of FinFETs
was completed. The testing showed that there was a
contact resistance issue along with a high shunt
conductance. The resulting threshold voltage was
approximately IV. There was no obvious difference in the
threshold voltage or saturation current between the planar
and FinFET devices.
I. INTRODUCTION
The need to make faster, cheaper devices has forcedthe micr electronic industiy to scal MOSFETs
(metal oxide semiconductor field effect transistor) to
smaller sizes. As they are scaled below 5Onm, it will
become more difficult to deal with short channel effects.
It will become necessary to find a new structure that can
help to overcome these problems.
One recent improvement that has become very
common in many applications is the use of SOI devices.
These result in devices that are isolated from the bulk of
the substrate. This results in lower source/drain
capacitances. It also allows for lower power
consumption andlor higher speeds.
One novel device that uses the benefits of SOl is a
FinFET. The FinFET consists of a thin silicon fin
connecting the source drain contact areas. The gate
surrounds the fin. This structure allows the device to act
as a double gate device. The FinFET gains the benefits
of both SOl and double gate devices.
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Fig. I shows the basic FinFET design.
The FinFET is a double gate device. The surround
gate is able to control the current from both sides of the
channel. As the aspect ratio of the fin is increased, the
top surface has little control in comparison to the sides.
This double gate allows for more gate control. This gate
control results in better subthreshold characteristics
including subthreshold swing and lower leakage current.
It is also possible to achieve high drive currents with
small-area devices.
There are some issues with the design and fabrication
of a FinFET device. The silicon thickness on the SOt
substrate must be dealt with. This needs to be fairly thin
but high aspect ratios for the fin must also be met. This
is difficult when the silicon thickness reaches the couple
thousand-angstrom range. The gate stack is also more
difficult. It is desired to form the gate stack on the
vertical sidewalls. It is very difficult to get a uniform
gate oxide and conductor on the sidewalls. Another
problem is the lack of an accurate TCAIJ model for the
FinFET making the device very difficult to model.
Although there are many difficulties associated with
FinFETs, there are also many benefits. FinFETs have
the advantages low source/drain capacitance, lower
power and high speed like an SOI device, but also add
the benefits of double gate devices. According to the
ITRS, the FinFET could be a common device in future
semiconductor applications.
Fig 1 Basic FinFET Design
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II. DESIGN AND FABRICATION
A. Design ofa FinFET
FinFETs were designed and fabricated previously at
RIT[3J. Functioning devices were testing. The results
showed that there was a large amount of series
resistance. The new design contains structures that will
help in the understanding of this series resistance and
functioning of the FinFET. The design includes
FinFETs with vaiying fin and gate widths (I to 4 pm).
It also includes fin resistors (no gate) and Transfer
Length Method (TLM) structures were included. The
design also included FinFET devices with short fins in
an attempt to minimize the series resistance,
Source
Fig. 2: Basic Layout of a F1nFET device
B. Fabrication ofa FinFET
FinFETs were fabricated using the previously
fabricated mask. The starting substrate was p-type SOl
with a 1900 A silicon layer over 4000A buried oxide.
Regular p-type crystalline silicon wafers were also used.
The process used was similar to the previously used
process with a few key differences. Previously, the
silicon fin etch and the poly gate etch were done using
the STS deep RIE tool. The process presented here uses
a Drytek Quad RIE tool with SF6 and CHF3 plasma for
the Si fin etch and a Lam plasma etcher with SF6 and
02 for the gate etch. This process also uses rapid
thermal annealing (RTA) for the implant anneal step as
opposed to a long furnace anneal, RTA is used to help
with the thermal budget, which will become smaller
when the FinFET is scaled smaller in the future at RIT.
For this process, all patterns were defined using a GCA
g-line stepper with a minimum critical dimension of
lj.un. Table I gives an overview of the process used.
III. RESULTS AND ANALYSIS
I Electrical testing was done on the fabricated FinFETStep Process
uevices. The testing was done on an HP4145 analyzer.
1 Litho Level 1: SIDIF1n Definition
2 Si Etch (Drytek Quad RIE)
3 Gate Oxide Growth (150A, Dry 02, I000C)
4 3ate Poly Dep (3000A LPCVD)
5 Litho Level 2: Gate Definition
6 Poly Gate Etch (LAM Plasma Etcher)
7 Sac Oxide Growth (100A Dry 02, I000C)
8 SA Gate Implant (P31, 1E15, 55keV
9 RTA (I000C, 3Osec)
10 LTO Dielectric (3000A LPCVD)
11 Litho Level 3: Contact Cut Definition
12 ~C Etch isotropic Buffered HF
13 Metal Dep: Sputter Al/Si (1%)
14 Litho Level 4: Metal Definition
15 Metal Etch: Isotropic Wet Etch
16 Sinter: 425C 30 minutes
Gate
Drain
Table I: Process Overview for FinFET Fabrication
Fig. 3 and 4 show pictures from an optical
microscope of the completed FinFETs.
- heal victure for l~i A 20um Fin —
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The devices on the SO! substrate showed functioning
field effect. A family of curves and threshold voltage
were achieved for various FinFET sizes. Fig. 5 shows
the family of curves plot for a 2x20 ~nn F1nFET.
2x20~mFlnFET FamIlyof Curv.s
Vd.
Fig 5: IDS-VDS characteristics for 2 x20 lam FinFET
From this plot, we see that there appears to be non-
ohmic contact behavior. This is similar to results from
previous work at RIT. We also see that there is a large
amount of leakage current. This leakage current is due
to a shunt conductance. Fig. 6 shows the schematic that
shows where this is coming from where Rc is the contact
resistance, Rs is the series resistance and G is the shunt
conductance.
Fig. 6: Schematic of Tested Structure
The non-ideal linear-region characteristics likely
come from either the long fins or from the contact
resistance. The new mask design will be able to show
which of these structures actually has the higher
resistance. A shorter fin could result in lower series
resistance. A high contact resistance could result from
making contacts on the thin silicon layer. Although the
deposited aluminum was saturated with silicon already,
there is a chance that the long sinter helped to consume
much of the shallow source drain, This could result in
the high series resistance. The contact resistance could
be improved by finding the optimal sintering process for
thin SOI or by growing or depositing raised source drain
contact areas. This could be done by growing epitaxial
silicon or by depositing polysilicon. Either of these
could help the problem with contacting thin source/drain
regions.
The threshold voltage for these devices could not be
found at low Vds because of the poor characteristic. For
this reason, the threshold voltage was found at
saturation. Vg was plotted against the square root of the
drain current at saturation. This plot is shown for a
2x40 inn FinFET in Fig. 7. It can be seen that the VT is
approximately I .15V. The threshold voltage ranged
from about 0.9V to I .3V for various devices.
Fig 7: Threshold voltage curve for 2x40111n FinFET
The bulk-Si FinFET devices were also tested. They
showed evidence of a field effect, but acted mainly as
resistors. This is likely due to the lack of isolation from
the bulk. Any area that was not covered by the gate was
implanted n type. This caused the device to mainly act
as a resistor, although the gate showed some field effect
in that it allowed a shorter path of low resistance at high
~te voltages.
Family of Curves for Bulk-Si FinFET
Fig. 8: IDS-VoS characteristics for bulk-Si FinFET
The mask design had planar devices as well as
FinFETs. The planar devices were compared to the
FinFETs in order to find the advantages of using
FinFETs. Fig 9 shows the family of curves for a 2x40
).tm FinFET. Fig. 10 shows the family of curves for a
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Fig. 10: los-Vos characteristics for for a 2x40 Jim planar FET
From these plots, it can be seen that there is little or
no difference between a planar device and a FinFET.
The threshold voltage for each was —IV. The drive
current was was twice as high for the planar FET over
the FinFET. This is likely explained because the 2
micron fins were actually resulted in thinner than 2
micron. This would cause the current possible to drop
for these devices. The reason that there is no other
difference between the two is because of the poor aspect
ratio for the fins. For this device, the aspect ratio is 0.1.
Better double-gate characteristics would be seen if this
aspect ratio could be increased.
IV. CONLUSiONS
In conclusion, functioning FinFETs were fabricated at
RIT. A RTA process was added to the process along
with processing using standard etch tools as opposed to
the proprietary STS deep Si etch process previously
used. These devices showed non-ohmic contact
behavior and shunt conductance. The resistance is
likely due to either the fin length or due to contact
resistance. A mask was designed in an attempt to
determine values for resistance due to both of these
issues. The work done on FinFETs will help RIT realize
a process at RIT that could include various ways of
thinning the fin to achieve a higher aspect ratio.
Vds
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Fig. 9: los-Vos characteristics for for a 2x40 jm FinFET
Family of Curves for 2x2Omm Planar FET
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